
	SHEET														IS	SUE	<u> </u>	NUN	1BE	R											
DRAWING NO.	NO.	DESCRIPTION	1	2	3	4	5	6	7	8	9	10	11	12							19	20	21	22	23	24	25 2	262	7 2	32	_ 2
		SCHEMATIC DIAGRAMS																													
4013 SD	1	430850 WIRE MATRIX PRINT HEAD	1	1	1																									T	
4080 SD	ALL	OPCON (43K 101 CAA)	2	2	2																										
4700 SD	ALL	POWER SUPPLY	6	6	6																										
4740 SD	ALL	410740 LOGIC CARD	4	5	6	_																			 	-			\perp	-	
		ACTUAL DIAGRAMS																											\pm	-	_
9100 WD	1	LOGIC SYMBOLS AND TRUTH TABLES	2	2	2																										
9612 WD	1	430550 REAR FRAME ASSEMBLY	1	1	1																										_
9635 WD	1	AUXILIARY AND DATA TERMINAL	1	1		_		<u> </u>															 			<u></u> _			+	- -	_
		CIRCUIT CARD ASSEMBLIES		-	-	<u> </u>																							+	-	
410080	1	CONSOLE LOGIC	6	7	7																										
410700	1	POWER SUPPLY	9	9	9																										
410740	ALL	K.P. LOGIC	6	6	6																										
		CIRCUIT CARD DESCRIPTION																													
4700 CD	ALL	POWER SUPPLY	1	ſ	ı																						\perp	\bot		$oldsymbol{\perp}$	
4740 CD	ALL	M43 LOGIC CARD	1	2	2																										
4080 CD	ALL	410080 CONSOLE LOGIC CARD	2	2	2			<u> </u>									_		\dashv					,				_	\perp		_
						<u> </u>				ļ <u></u>	_						_									Ц.		_		_	-
					_	_		<u> </u>			_	ļ							_							<u> </u>		_ _	_	_	_
						<u> </u>		<u> </u>																					_	_ _	_
				<u> </u>	<u> </u>	_		<u> </u>			_															<u> </u>			_	_ _	_
				-		+		<u> </u>			_					_	_		-			-				<u> </u>	-		+	_	
	1			-	_	_	_	<u> </u>			_						_										-	-	+	_	_



REVISIONS

ISSUE DATE AUTH-NO.

1 6-14-76 24330R


2 2-19-77 16857 SHEET INDEX USE OF SHEET INDEX SUPPORTING INFORMATION ISSUE NO. SHEET NO. SHEET NO. SHEET NO. MHÉN CHANGES ARE MACE IN CATEGORY CONTENTS NO. THIS DRAWING Al COMSOLE LOGIC 1 ONLY CHANGED SHEETS WILL BE REISSUED: *INCLUEING SHEET 1: A1 1 2 SHEET INDEX, SUPPORTING INFORMATION CIRCUIT CARC 403000 81 81 1 | 1 FS-1 KEYSHITCHES AND SENSE AMPLIFIERS CCOSO CIRCUIT DESCRIPTION 82 1 | 1 2- UNCHANGED SHEETS FE EUSEI GAITZIKS AIAT 32 FS-2 KEYSWITCH AND INTERFACE LOGIC CIRCUIT CARD CCO80 23 CONSOLE LOGIC 410080 1 2 FS-3 CLOCK GENERATION AND DRIVERS 83 NUMBER ASSEMBLY DRAWING 84 THE LAST COMPLETED COLUMN ON THE SHEET INDEX INCI-CATES THE LATEST ISSUE PER SHEET: 84 FS-4 POWER DISTRIBUTION LOGIC SYMBOLS, TRUTH 910010 TABLES, AND GENERAL NOTES 21 Dl NOTES El El 1 TC-1 DATA INTERCHANGE TIMING E2 E2 1 TC-2 CLOCK TIMING н BD-1 CIRCUIT BLOCK DIAGRAM APPROVALS

I PROJ. MFG. REL. COMPL. PROJ. PROJ. COMPL. ENGR. RHF DSGNR. R.E.G. DRN DATE 2-2-76 R B D FILE 2-30.171.2634A S-NUMBER 62176 4080SD-A1 TC 654 (8-/1)



SENSE AMP CHART

SENSE	SENSE AMP 1	SENSE AMP 2	SENSE AMP 3					
AMP	(MLAS)	(MLB4)	(MLAL)					
PIN NO.	к	EYTOP CHARACTER						
11	SHIFT (RIGHT)	CONTROL	SHIFT (LEFT)					
10	/	К	S					
9		IJ	2					
8		5	Z					
7	;	Ř	Q					
€	, ,	F	Α					
5	BACK SPACE	SPACE	W					
3	L	V	1					
` 2	0	С	х					
28	-	В	LO(LOCAL TALK)					
27	O (ZERO)	G	니 (DATA)					
26	Р	T	L2 (AUTO. ANSW)					
24	+	6	ESCAPE					
23	=	N	(CPT. SPARE)					
20	RETURN	н	L3 (INTRPT)					
19	{	Y	3					
17	\	7	E					
16	DELETE	М	D					
15	LINE FEED	J	4					
14	8	9	I					
13	•	REPEAT	CAPS LOCK					
	RĒ	FERENCE RESISTO	R					
18	R27	R 3 0	R6					
<u> </u>			l					
		I/O RESISTOR						
25	R26	R21	R22					
25	KEYSWITCH L	OGIC(MLA5) INPU	T PIN NO.					
L	10	11	12					
12	RE	FERENCE CAPACIT	OR					
	C10	C15	C2					





CONSOLE LOGIC CCO80 4080 SD - BI


-

2

5








EQUIPMENT NOTES


CIRCUIT NOTES

101. SUPPLY VOLTAGES: THE FOLLOWING VOLTAGES ARE MEASURED IN RESPECT TO VGG1.




102. SIGNAL VOLTAGES:

THE INPUT VOLTAGE FOR PIN NUMBER 12 SWINGS BETWEEN VGGI AND VCC. THE INPUT VOLTAGES FOR PIN NUMBERS 13,11,9,10, \$ 5 SWING BETWEEN V24 AND V24 + 2.0 V. THE OUTPUT VOLTAGES FOR PIN NUMBERS 14, 17,18,19 & 20 ALL SWING BETWEEN VGGI AND VCC. THE OUTPUT VOLTAGES FOR PIN NUMBERS 6 AND 7 SWING BETWEEN VGGI AND VCC



INFORMATION NOTES

301. SHEET COOPDINATE LOCATION LEGEND:



 SECTION LETTERS ARE NOT REQUIRED UNLESS REFERENCE IS TO OTHER SECTIONS. OF THE DRAWING, WHEN SECTION LETTERS ARE REQUIRED, THE SECOND LETTER SHALL PRECEDE THE SHEET NO., (E.G. BID4).

302. TERMINAL DESIGNATIONS ENCLOSED IN PARENTHRSES ARE FOR REFERENCE AND ARE NOT MARKED ON COMPONENTS.


303. ALL RESISTANCE VALUES IN OHMS UNLESS OTHERWISE SPECIFIED.

304. ALL RESISTORS ARE 1/4 WATT UNLESS OTHERWISE SHOWN.

305. ALL CAPACITANCE IN MICROFARADS UNLESS OTHERWISE SPECIFIED.


306. SYMBOLS:

SIGNAL GROUND



LETTER OR TITLE IN CIRCLE INDICATES PRESENCE OF AN

OPTION WHICH THE CUSTOMER CAN ARRANGE TO SUIT HIS CHOICE OR REQUIREMENT WITHIN THE POSSIBILITIES SHOWN.



CIRCUITRY WITHIN SINGLE SOLID LINE ENCLOSURE IS SHOWN FOR REFERENCE ONLY. IT IS SHOWN IN DETAIL ELSEWHERE IN THE SAME SD.

NORHALLY OPEN CONTACT

TEST POINT

307. ABBREVIATIONS:

DE - DATA ENABLE DEP - DEPRESSION MR - MASTER RESET

EOS - END OF SCAN

I/O - INPUT/OUTPUT

I - INPUT Σ - SUMMATION POR - POWER ON RESET


RPMD - REPEAT MODE RREF - REFERENCE RESISTOR

ISSUE


KL - KEYSWITCH LOGIC CREF- REFERENCE CAPACITOR

CONSOLE LOGIC CC080


4080SD - DI





TC-2 CLOCK TIMING (FS-3) (4080SD-83) 1.79 µS PERIOD NOTE 1. \$\phi \text{ AND \$\phi L , \$\phi 2 \text{ AND \$\phi 2L HAVE THE SAME TIMING AND LOGIC SENSE, BUT DIFFERENT VALUES OF \$V_L\$. MLB3-(1) ÷5 OUTPUT MLB3-(8) MLB1-(6) MLBI-(B) (PREDRIVE) MLBI-(II) (PREDRIVE) MLB2-(11) \$2 DRIVE NOTE I OF DRIVE MLA4-(12) TELETYPE OPIC. CONSOLE LOGIC 4080SD-E2





			1				6 D F F	T 1805	~							, J						2110202	TING INFORMA	TION	REVISIONS TUA TAC SURVEY 1 8-3-75 245
201151172	SHEET							TINDE				ISSUE N	NO						TT-		SHEET	CATEGO		NO.	2 9-10-76 166
CONTENTS	NO.	1	2	3 4	5	6	7 9	9	10 1	1 12	13	14 19	5 16	17 18	191	20 21	22	23 24	25 2	6 27	28 NO.	CIRCUIT DESCRIPTION		470000	4 11-24-76 168
SHEST INCEX SUPPORTING INFORMATION	Al	1	2	3 4	5	ε											$\perp \perp$	_			Al	430700 POWER SURPL		47000	5 2 2 - 77 1316 6 8-4-77 186
										_			-		+		++		++	-	21	ACTUAL MIRING DIAG 430550 REAR FRAME		961240	-
FS-1 AC-DC CIRCUIT FS-2 EC-DC CONVERTER (PRIMARY)	£1 £2		1 2	3 4	4		- 1				1		1		1 1	1	1 1	- } -		1	B5	40000 NEAR THAT E			
FS-3 DO-DO CONVERTER (SECONDARY)	83	_		2 3			İ				İ		1					1			B3				
FS-4 OSCILLATOR & CONTROL CIRCUIT	84	1		2 2	3	4	_				-		-		++		+		+		B4			1.	
CIRCUIT MOTES ECUIPMENT NOTES INFORMATION NOTES	C1	1	i	1		1															C1				
NOT TACE CHOOSENT WAVE FORMS	E1	1		-	1 1	1	-	+		+	1		1		++	+	+ +	-	1 1	1	El				
VOLTAGE-CURRENT WAVE FORMS VOLTAGE-CURRENT WAVE FORMS	E2	1	<u> </u>	1			i				Ì										E2				
													_ !			<u> </u>	1 !		1 1		1 1				
FS BLOCK DIAGRAM	H1	1	1	1	'	1		+			1		- 1		1 1	1	1 1	- }-	1 1	1	1 1 н <u>а</u>				
										-															
														١		-									
															1								RE MADE IN TH	IS DRAWING ONLY	
											ļ											2. THIS SHEET IND UPDATED EACH	Y WILL BE BE	ISSUED AND	
																				Ì		DRAWING IS REIS	SUED OR A NE	W SHEET IS	
																						3. THE LAST COMP	ETED COLUMN	INDICATES THE	
																						LATEST ISSUE I		· ·	
																						THEIR EXISTIN	S ISSUE NO.	i	.
																.		-			i	INDEX ONLY.	LL BE SHOWN	ON THE SHEET	1
							İ																		
							\	'												1					· ·
																						_			
																-					[
						-		•	-				•	-											
																							•		
																						•			
																							,		
																									APPROVALS
																									PROJ. PROJ. MFG SUPV. DIR. CO
																							•		ENGR. DIS IDSGNR.
																									DRN. DATE R&D FILE 1-30.171.
																									R & D FILE 1-30.171. S-NUMBER
																							•		4700 SD-
												-							5			6			7


















TC-2 VOLTAGE - CURRENT WAVEFORMS OSCILLATOR DRIVEN MODE +12V 20 KHZ SQUARE WAVE OSCILLATOR ML2-2 RAMP GENERATOR ML2-14 + 3.5V OV CONTROL VOLTAGE ML3-9 + 5V **0y** PULSE NIDTH HODULATOR ML2-13 + 1.0V OV PULSE TRANSFORMER DRIVE Q10-COLLECTOR +30v +20V +107 POWER SUPPLY 410700 4700 SD E2





							SHI	EET IN	IDEX															SUPPORTING INFOR	AATION ·	REVISIONS ISSUE DATE AUT 1 8-2-76 24
-	CONTENTS	SHEET										ISSU	E NO.		·					T			SHEET	CATEGORY	NO.	2 9-28-76 16
_		NO.	111	2 3	4	_	7	8 9	10	11	12 13	14	15	6 17	1 18	9 20	21	22 2	5 24	25 3	26 27	28	NO.			3 11-15-76 16 4 6-15-77 18
-	SHEET INCEX, SUPPORTING INFORMATION	2	+ + +	-	2			\dashv	+			+-	-	-		_	+-+	_	+			+-+	2	CIRCUIT CESCRIPTION SCHEMATIC DIAGRAM	4740CD 4013SD	5 0-25-77 18
-	NOTES	3	+;+	, 	-	2 3	-	_	1-			1-1			++	+-	1	-		1-1-		+	3	CIRCUIT DESCRIPTION SCHEMATIC DIAGRAM	4080CD 4080SD	9 14 14
-	FS-1 TERMINAL CONTROLLEP	4	1 1	<u>' '</u>	2		1	1		1 1		1 1	1	1	1 1	1	1 1	-	1	1 1	i	1 1	4			
}-	FS-2 PRINTER TIMING LOGIC	5	1 1	<u>' '</u>	+ ;	1 1	1			1			-	-	1 1	+	1 1	1	1	1 1	+	1 1	5			
	FS-3 PEINT HEAD AND BELL DRIVERS		1-11		+ : !	1 1	1	- } -		<u> </u>		1 1		1	1 1	<u> </u>	1 1	Ť	1	<u>, ,</u>	i	1 1	6			1
-	FS-4 CARRIAGE MOTOR AND LINEFEED MOTOR DRIVERS	6	1 1	2 3	+ +	4 4	+ +		+	1 1		1 1	 	1	1 1	+	1 1	1	1	1 1	- -	1 1	7			-
-	FS-5 VOLTAGE DISTRIBUTION		$+ \div +$	2 3			- -		+			+	-		┼┼┼	+-	+-+			-		+-+				
-	TC-1 TERMINAL CONTROLLER TIMING	8	$+ \div +$	'		$\dot{-}\dot{-}$	- -		+			+			+-+-	+	+		+	-		+-1	- 8 9		1 1	
-	TC-2 PRINT CHARACTER TIMING	9	+:+	- - 	-		 		+	 		+-			┼┼-	+	+	_	+-	++		+-				
-	TC-3 CARRIAGE RETURN - LINEFEED TIMING	10	++	' '	-					\vdash					-		+		+-	 		+-+	10			
1	TC-4 TIMING DIAGRAM	11	1-1	- -	-	1 1	1	<u> </u>	}	<u> </u>		1 1	<u> </u>	· l	<u> </u>	j i	1 1	-	 	<u>] </u>	1	1 1	11		1.	1.
						-																		SHEET INDEX N I. WHEN CHANGES ARE MADE IN THOSE SHEETS AFFECTED WIL 2. THIS SHEET INDEX WILL BE UPDATED EACH TIME ANY SH DRAWING IS REISSUED OR A	THIS DRAWING ONLY L BE REISSUED. REISSUED AND EET OF THE	
																								ADDED. 3. THE LAST COMPLETED COLULATEST ISSUE NUMBER OF 1 4. SHEETS THAT ARE NOT CHAITHEIR EXISTING ISSUE NO. 5. ISSUE DATES WILL BE SHOW INDEX ONLY.	IN INDICATES THE HE SHEET INDEX. GED WILL RETAIN	
																								•		
																										M43 LOGIC CAF (BASIC KSR) 410740 (CC740
																										APPROVALS PROJ. PROJ. DIR. J
																								•	<u>-</u> - 1	ENGR. YCK DEGNR. DRN. DATE R B D FILE 1-30.171. S-NUMBER TELETYPI
																										7 ₱€,



















ISSUE TC-2 PRINT CHARACTER TIMING MODE TWO CHARACTER BURST (AT BELL COLUMN) REQUEST NEXT CHARACTER ML.C7-15 ROTOR SETTLE TIME CARRIAGE MOTOR PHASE 1 MLC7-25 CARRIAGE MOTOR PHASE 2 MLC7-24 NOTE 1 -CARRIAGE MOTOR PHASE 3 MLC7-23 CARRIAGE MOTOR PHASE 4 MLC7-22 PRINT LEVELS 1 THRU 9 MLC7 PINS 39 THRU 31 NOTE 4 BELL MLC7-30 → INDICATES PULSE WIDTH MODULATION VARIABLE DUTY CYCLE SETTLING POWER DUTY CYCLE 3. IDLE POWER DUTY CYCLE 4. PRESENCE OF PULSE ON A GIVEN LEVEL DEPENDS ON CHARACTER PRINTED. TELETYPE M43 LOGIC CARD (BASIC KSR) 410740 (CC 740) 4740SD-9


























Sheet 1

CIRCUIT DESCRIPTION FOR 430700 POWER SUPPLY

F	REVISIO	NS	1							s	HE	ĒΤ	N	UM	185	ล							
SSUE		AUTH. NO.		1	2	3	4	5	6	7	8	,				-	14				T	T	T
1	7/1/76	24599R	j	1	1	1	1	1	1	1	1	1	1	1	1	1	1						-
																							7
																							7
			1																				,
			1									Ĺ											_
			į.	<u></u>			<u> </u>	<u> </u>	'			Ĺ.'											_
			1		1				<u> </u>			<u> </u>	'									_	_
			1						<u> </u>			<u></u>									<u> </u>		_
			1		'	1		<u> </u>	<u> </u>			<u></u>	<u>'</u>				'			_	<u> </u>		_
			1		'	1		<u> </u>	<u> </u>			<u></u>	<u>'</u>	-			<u> </u>				<u> </u>		_
1			1		'			\perp	<u> </u>	\perp		<u>—</u> ′				<u></u>	<u> </u>		_	\perp			_
			1	<u> </u>		-		!				<u></u> '	-		-	-	<u> </u> '			-	'		_
			1			1		\sqcup	<u> </u>	\coprod		<u>—</u> '	<u></u>			<u> </u>		_	_		'	_	_
-		-	æ	-	'	-	-	-	-	-				 	ļ -		<u> </u>	 		-		 	-
			NUMBER	-	-	-	-	-	\vdash	-			-	+-		-	-			-		-	
			S	-	 			-	H				-		-			-	'	-		-	-
			⊣ `		-	-		-	H	-			-	-	-	<u>—</u>			+	-			
-			SSUE	-	-		-	-	H			-		-	-	-			-		-	-	
			S		-	-	-	-			-			-	-	-	-		1.	-	-	-	
		1	1		-		-	-			-			-	-				-				
			SHEET	-		-						-				-	1		-			 	-
			10,			 	-					1			-								·
			1					j	ı i			-										ĺ	ĺ
					,	ĺ		j			- ;		İ			-		i					!
					,			j					İ					i					,
								- 1															į
																							į
			,																				ĺ
																							ĺ
	APPROV			NG.	FP	K		DSGI	NR.		NUM		ORN.						1 3 1 1 5 1	المؤون		-	A
PROU SUPV	v. DIR.		·	are a D L-30	FIL.	E N	0.				אטא 47 אטא	7005	SD				+			000		②	

Teletype Corporation
Circuit Description

4700CD Issue 1 Sheet 2

CIRCUIT DESCRIPTION FOR 430700 POWER SUPPLY

TABLE OF CONTENTS	Sheet
SECTION I - GENERAL TECHNICAL DATA	3
1. PUR POSE	3
2. OPERATION	3
3. SUPPORTING INFORMATION	4
SECTION II - DETAILED DESCRIPTION AND THEORY OF OPERATION	4
1. GENERAL	4
1.1 Operating Modes1.2 Features	4 5
2. POWER-UP MODE	5
2.1 AC Line Input 2.2 AC Line Rectifier 2.3 Blocking Oscillator Operation 2.4 Snubbing Circuit	5 6 6 7
3. OSCILLATOR DRIVEN MODE	7
3.1 20 KHz Square Wave Oscillator 3.2 Generator 3.3 Pulse Width Modulator 3.4 Voltage Reference and Error Amplifier 3.5 Primary Power Conversion 3.6 Feedback Regulation 3.7 Optical Isolator 3.8 Primary Circuit Overcurrent Protection 3.9 Primary Circuit Overvoltage Protection	7 7 8 8 9 10 10 11
4. LOGIC VOLTAGES	12
4.1 +5V Supply 4.2 +12V Supply 4.3 -12V Supply	12 12 12
5. OUTPUT VOLTAGE INDICATOR	12
6. FAULT PROTECTION ON SECONDARY	13
6.1 Short Circuit Protection 6.2 Overvoltage Protection	13 13

SECTION I - GENERAL TECHNICAL DATA

PURPOSE

1.1 The 430700 Power Supply is designed to provide the DC power required to operate the basic Model 43 KSR Set consisting of the Model 43 Printer, OPCON, Controller, and Terminal Data Unit (TDU) or Terminal Auxiliary Unit (TAU). Line input power may be 115 VAC \pm 10%, 58/62 hertz or 165 VDC \pm 10%. Four regulated DC output voltages are produced; \pm 5V, \pm 12V \pm 12V, \pm 42V.

1.2 The input and output ratings are as follows:

Input: $115VAC_{,\pm}10\%$, 58/62 Hz - 0.9 amp

Output: +5 VDC + 8% - 0.75A

 $+12 \text{ VDC} \pm 7\% - 0.4A$ -12 VDC $\pm 7\% - 0.4A$

+42 VDC + 8% - 1.0A (Average)

1.3 All circuitry for the 430700 Power Supply is contained on the 410700 Power Supply Card. This card and associated heat sinks, brackets, and covers are assembled to form the 430700 Power Supply unit which is mounted in the cabinet rear frame. Line power is applied to the unit through a cable having a three terminal connector. A line fuse is provided in the cabinet rear frame adjacent to the ON/OFF switch. The output is available through a 10 pin connector located at the top edge of the circuit card in the supply.

2. OPERATION

- 2.1 The 430700 Power Supply is of the "Off-the-Line" Switching Regulator type utilizing a "Ringing Choke" design to accomplish power conversion at a nominal frequency of 20 KHz. This design provides a relatively high power conversion efficiency, and minimizes the size and weight of the supply.
- 2.2 The AC line voltage is directly converted to DC by a bridge rectifier connected directly to the AC input and filtered by a capacitor on the output side of the bridge rectifier. The primary of a power transformer is connected to the DC source in series with a primary switching transistor. In operation, the transistor is driven into conduction for a controlled period of each cycle during which the current in the primary increases. During the remainder of the cycle, the transistor is non-conducting, but the energy stored in the primary inductance is transferred to four secondary windings. The secondaries each contain a semiconductor diode which provides half wave rectification.
- 2.3 The +5V, +12V and -12V outputs are derived from three separate windings which drive integrated circuit voltage regulators. These regulators are of the linear type.

- 2.4 The +42V output is derived from the fourth secondary winding. This output is sensed by a feedback circuit which controls the conduction period of the primary switching transistor so that the output is regulated to the correct voltage in response to line and load variations. A more detailed description of operation is contained in Section II.
- 2.5 The Protective Ground is not connected to the Primary Circuit ground. Care must be exercised during trouble shooting to prevent direct connection of these grounds because this will effectively by-pass one of the bridge rectifier diodes and cause full line voltage to be directly applied to another diode in the forward direction. This rectifier and other line components will fail under this condition.
- 2.6 The secondary voltage returns are tied together and directly connected to the Protective Ground. However, isolation is maintained between the AC line and the secondary circuits.

3. SUPPORTING INFORMATION

4700SD - Schematic Diagram 62,097S - Specification

SECTION II - DETAILED DESCRIPTION AND THEORY OF OPERATION

1. GENERAL

1.1 Operating Modes

- 1.1.1 During normal operation, the 430700 Power Supply functions as a fixed frequency, pulse width modulated switching regulator. However, whenever power is initially applied, the oscillator and control circuitry which are on the secondary side of the main power transformer, Tl, are not operational. An auxiliary mode of operation is provided which is operational only during start-up while the oscillator and control circuitry are non-operating. In this auxiliary mode, the primary switching transistor is driven by an extra winding on transformer Tl which is connected such that positive feedback is provided to its base. This results in a blocking oscillator like mode of operation during start-up.
- 1.1.2 Operation of the Power Supply in the power-up mode results in energy transfer to the secondary windings so that the oscillator and control circuitry, which are powered from the unregulated voltage which drives the +12V Regulator, will commence operation. With a low secondary voltage, the control circuitry provides a maximum pulse width which is constrained to be slightly less than 50% of a cycle. Whenever the oscillator drive has gained sufficient amplitude to reliably drive the primary switching transistor, the blocking oscillator action is automatically terminated and operation continues under oscillator driven control.

1.2 Features

- 1.2.1 An RFI filter is included in the AC line input to reduce conducted interference resulting from the use of a switching regulator "Off-the-Line".
- 1.2.2 In-rush currents on start-up are controlled by the use of a series line resistance and by a current limited drive on start-up.
- 1.2.3 AC line transient protection has also been provided which both tends to limit peak voltages as well as suppress the transfer of the transient to the secondary circuits.
- 1.2.4 An Output voltage detector circuit is included which will light an LED indicator only whenever all four secondary output voltages are present, although not necessarily within tolerance. This indicator may be viewed for maintenance purposes without removal of the unit.
- 1.2.5 The +5V, +12V, -12V logic voltages are automatically protected against accidental load shorts and recover upon removal of the short. The +42V is also protected against load shorts by means of a fuse in the output.
- 1.2.6 All outputs are protected against sustained overvoltages. Detecting circuitry monitors each output and in the event of a fault, the oscillator drive is immediately removed so that the secondary circuits are no longer powered.

2. POWER UP MODE

- 2.1 AC Line Input (FS-1)
- 2.1.1 Nominal input voltage (115 VAC) is applied to connector J202. The hot side of the line is applied to terminal #1. Protective earth ground is applied to terminal #2, and line neutral to terminal #3 of J202.
- 2.1.2 An R.F.I. filter, FL1, reduces conducted interference entering and leaving the power supply.
- 2.1.3 Thermistor RTl is in the hot side of the line to limit initial inrush current into capacitor Cl. Initial resistance of RTl is 2.5 ohms which after the supply is operational reduces to approximately 1.0 ohm due to self heating.
- 2.1.4 The transient protector RV1 is a voltage clamping device to limit the potential applied to primary circuits of the power supply. RV1 avalanches at approximately 150 VAC (RMS), limiting the voltage applied to other devices.

2.2 AC Line Rectifier

- 2.2.1 AC to DC rectification occurs through the full wave bridge consisting of the four diodes CR1, CR2, CR3 and CR4. Capacitor C1 filters the DC.
- 2.2.2 The anodes of CR3 and CR4 and the negative end of Cl are connected to a common buss for all primary circuits. This buss is not to be confused or connected with any ground buss on the secondary circuits unless the power supply is floated through an isolation transformer. Grounding of the primary buss might cause distruction of diode CR3, as well as thermistor RT1.
- 2.3 Blocking Oscillator Operation (FS-2)
- 2.3.1 Upon initial application of DC voltage to R3, current flows to charge C2. The time constant of R3 and C2 delays the start-up until capacitor C1 is fully charged.
- 2.3.2 The voltage across C2 biases the base of Q1 into the active region by applying DC potential through R8, terminal (J, H) of P2 and diode CR11. This causes current to flow into the base of Q1 tending to turn it on. As Q1 turns on, terminal L of P1 is forced toward primary buss common. Since Q1 turns on, terminal L of P1 is forced toward primary buss common. Since coil P1 is tightly coupled to P2 an equivalent potential is applied across P2 according to the dot notation shown. R15 is a base bias resistor for Q1.
 - 2.3.3 A portion of P2 is tapped at J to act as a source to further drive the base of Q1 toward saturation. Regenerative action occurs because of positive feedback driving Q1 into saturation.
 - 2.3.4 Base drive into Q1 is limited by resistor R8. The Q1 collector current ramps up due to the magnitizing inductance of T1. This current is limited by the gain hFE of Q1. For constant current base drive, Q1 remains in saturation until IC exceeds hFE times $I_{\rm R}$.
 - 2.3.5 As Q1 comes out of saturation voltage across J-H is reduced, lowering the base drive to Q1. Regenerative action occurs forcing Q1 off. Q1 remains off until the energy in T1 collapses via dumping energy into the secondaries (S1, S2, S3, S4). The cycle then repeats itself until the pulse width modulator mode takes over.

2.4 Snubing Circuit (FS-2)

- 2.4.1 The snubing network consisting of coil P2 and diodes CR14 and CR12, clamp the collector of transistor Q1 during turn off to twice the DC supply voltage. During turn off terminal L of P1 exceeds the potential at terminal G due to the inductive kick of the transformer T1. The potential across terminals L-G is mirrored on terminals K-H by observing the dot notation polarity.
- 2.4.2 Upon turn off terminal K becomes more positive than +VDC in and is clamped by CR14. Terminal H becomes more negative than the -VDC buss common. This forces a clamping of coil P2 which reflects to coil P1 due to tight coupling. The voltage on the collector of Q1 is limited to that across P2 or twice VIN. Diode CR7 prevents capacitor C2 from being reversed biased.

3. OSCILLATOR DRIVEN MODE

- 3.1 20 KHz Square Wave Oscillator
- 3.1.1 During start-up, the secondaries of T1 receive a limited amount of power which results in an increasing rectified voltage. The oscillator is fabricated from one of the comparators in ML2 which derives its power from the unregulated +16V supply used to power the +12V linear regulator. As this voltage increases to approximately 4 volts, oscillation commences.
- 3.1.2 If the oscillator output (Pin 2) has just switched to ground, the voltage at the non-inverting input (Pin 5) will be determined by the divider of R35 and R28 in parallel with R32. This voltage is 31% of the +16V supply. The voltage on the inverting input (Pin 4) discharges toward ground at a rate determined by R38 and C11. As this voltage drops to 31% of the +16V supply, the comparator output switches to the high state. Now, the voltage on Pin 5 is essentially determined by the divider of R28 in parallel with R35 and R32. This voltage is 62% of the +16V supply. The voltage or Pin 4 charges toward the +16V supply at a rate determined by R30 and R38 in series, and C11. As this voltage now reaches 62% of the +16V supply, the comparator output (Pin 2) switches to the low state.
- 3.1.3 Since the comparator switch points are a fixed ratio of the +16V supply, the frequency will be virtually independent of the actual voltage of the +16V supply. In fact, from approximately +4 to +20 volts, the frequency and duty cycle are essentially constant.

3.2 Ramp Generator (FS-4)

3.2.1 The Ramp Generator is fabricated from a second comparator of ML2. The inverting input (Pin 8) of ML2 is biased to approximately 50% of the +16V supply by a divider composed of R33 and R36. The output of the 20KHz Square Wave Oscillator is connected to the non-inverting input (Pin 9). Whenever the oscillator output is low, the output (Pin 14) is held in the low state. The voltage capacitor C10 is held low during this time.

- 3.2.2 Whenever the oscillator output goes to the high state, the output of the Ramp Generator is unclamped. The voltage on C10 begins to charge toward the +16V supply by means of resistor R29. The voltage reaches approximately 3.5 volts during the time that the oscillator output is high. Whenever the oscillator output goes to the low state, C10 is discharged and the Ramp voltage goes to a few tenths of a volt above ground.
- 3.3 Pulse Width Modulator (FS-4)
- 3.3.1 A third section of ML2 is used for a Pulse Width Modulator. The output of the Ramp Generator is connected to the non-inverting input (Pin 11) by means of Resistor R39. The inverting input (Pin 10) is connected to a divider network consisting of R47 and R48 which derives a bias of approximately 0.6 volt from the +16V supply.
- 3.3.2 In the absence of any output from Pin 9 of ML3, the bias voltage of 0.6 volt appears on Pin 10 of ML2. Consequently, whenever the Ramp Generator output is low, the Pulse Width Modulator output (Pin 13) will be low shunting any current flowing through R25. Whenever the Ramp Generator output exceeds the bias voltage, the Pulse Width Modulator will go to a high state. Any current flowing through R25 will now be available to drive the base of transistor Q10.
- 3.3.3 Resistor R25 is connected to the +16V supply through 4-Layer Diode CR21. This diode is non-conducting until the +16V supply exceeds approximately 8 volts, at which point the diode triggers into conduction with a drop of approximately one volt. During start-up, even-though the oscillator is running and the Pulse Width Modulator producing drive pulses, transistor Q10 will not receive drive pulses until CR21 becomes conducting.
- 3.3.4 Whenever an output is produced on Pin 9 of ML3 that exceeds the 0.6 volt bias, the pulse width of the output on Pin 13 of ML2 will be reduced. The Pulse Width Modulator output will be in the high state for the time that the Ramp Generator output exceeds the voltage produced on Pin 9 of ML3.
- 3.3.5 Resistor R40 is connected between the Ramp Generator output and the non-inverting input to provide hysteresis and snap-action switching. Resistor R24 provides a base leakage path for transistor Q10.
- 3.4 Voltage Reference and Error Amplifier (FS-4)
- 3.4.1 The Voltage Reference and Error Amplifier is contained in ML3, a Type 723 Precision Regulator. The voltage reference, $V_{\rm REF}$ (Pin 6), is nominally 7.15 volts with a 5% tolerance. This voltage is applied to a precision divider consisting of R37 and R55 to provide a 3.57 volt reference which is applied to the inverting input (Pin 4) of the Error Amplifier.

- 3.4.2 The +42 volt rectified DC output is connected to a precision divider consisting of R49 and R50. The resulting voltage is applied to the non-inverting input (Pin 5) of the Error Amplifier. In operation, the voltage at Pin 5 is very close to that at Pin 4. Frequency compensation of the Error Amplifier is accomplished by connection of capacitor C15 between the compensation terminal (Pin 13) and the inverting input (Pin 4).
- 3.4.3 The full DC gain of the Error Amplifier is utilized to produce the control signal at Pin 9. However, the AC gain of the Error Amplifier is reduced by the use of negative feedback from the direct output at Pin 10 through resistor R46 and capacitor C16. Capacitor C17 is used to by-pass any high frequency noise in proximity to the Error Amplifier.

3.5 Primary Power Conversion

- 3.5.1 As previously noted, the 20 KHz Oscillator will commence operation and produce drive pulses to the base of transistor Q10 whenever the +16V supply exceeds approximately 8 volts. At this point, the pulse transformer T2, in the collector of Q10 will be driven so as to produce a positive pulse of similar duration on its secondary. This pulse is connected through resistor R18 and diode CR10 to the base of the primary switching transistor, Q1.
- 3.5.2 The positive drive on the base of Ql causes current to flow in the collector of Ql and the primary winding (Pl) of transformer Tl. The current increases, linearly during the duration of the pulse, from its initial value to its final value which is dependent upon the pulse width as well as the DC supply voltage. Diode CR13 effectively prevents Ql from reaching full saturation, reducing the storage time for Ql.
- 3.5.3 The positive pulses are also connected through diode CR9 which rectifies the signal to produce a DC signal on capacitor C4 and bleeder resistor R14. When the power supply begins operating in the oscillator driven mode, the DC signal is connected through diode CR8 and resistor R9, to the base of transistor Q7. The collector of Q7 is connected to the feedback winding used to provide the blocking oscillator action. Turning Q7 on will short the signal produced by the feedback winding and effectively inhibit blocking oscillator action. This control is automatically transferred from the start-up mode to the oscillator driven mode.
- 3.5.4 Whenever the drive to the base of Q10 is shunted by the Pulse Width Modulator, the drive pulse is terminated. The collector of Q10 rises from the saturated value of Q10 to a voltage above the +16V supply. This results in a negative pulse on the secondary of T2. This pulse is connected through resistor R22 to the base of transistor Q5. Transistor Q5 is turned on which effectively grounds the base of Q1. The stored base charges in Q1 is discharged through Q5 resulting in rapid turn-off of Q1.
- 3.5.5 When Ql turns OFF, the energy which was stored in the magnetic core of Tl, is transferred to the secondary windings. Each winding is driven in proportion to its relative turns ratio.

3.6 Feedback Regulation (FS-4)

- 3.6.1 As DC line power is transferred to the secondary circuits, the rectified secondary voltages increase. The +42V supply is sensed by means of divider R49 and R50 and compared in the Error Amplifier with the voltage reference established by divider R37 and R45. Whenever the sensed voltage exceeds the reference voltage, the Error Amplifier output (Pin 9) is increased which has the effect of reducing the pulse width supplied to drive Q1. As a result, the net energy transferred to the secondary is reduced. This also causes the rectified secondary voltages to decrease. Consequently, the +42V supply is regulated against line and load changes. In addition, the remaining three secondaries are also regulated against line changes and to some extent, load changes, to the degree that they are reflected in the +42V supply voltage.
- 3.6.2 The +42V supply is derived from a secondary winding of T1. The voltage on winding S1 is half-wave rectified by diode CR17 and filtered by capacitor C13. A bleeder resistor R26 is provided to discharge C13.
- 3.6.3 The +42V supply is connected through fuse F1, a 1 amp fast acting device, to terminals 1 and 3 of connector J201. The return for the +42V supply is made through terminals 9 and 10 of J201. It is also connected to the logic supply secondary return.

3.7 Optical Coupler (FS-2)

- 3.7.1 The purpose of the optical coupler is to deactivate the blocking oscillator mode of operation used for start-up in the event there is a failure in the oscillator drive and/or regulating control loop. Under light loads, the secondary voltages may substantially exceed their ratings during this condition. The over voltage protective circuitry which functions by inhibiting the clock is not capable of inhibiting the blocking oscillator action.
- 3.7.2 Whenever the ± 42 V supply voltage exceeds approximately 30 volts, a zener diode, CR20 will conduct and drive the LED in optical isolator ML1. Resistor R27 limits the current through the diode.
- 3.7.3 The phototransistor in ML1 in conjunction with transistor Q3 forms a latch on the AC line side of the power supply. Whenever the latch is OFF, a voltage appears on the emitter of Q3 which is the result of a fixed drop across the zener diode CR5, and a divider consisting of R1 and R6. Capacitor C3 filters noise appearing on the emitter. As the associated LED in the optical isolator is driven into emission of light, the phototransistor conducts current through resistor R12 which is connected to the base of Q3. This base current causes collector current to flow through Q3 which in turn drives the base of the phototransistor by means of resistor R11 and the base of transistor Q7 by means of resistor R10. Transistor Q3 becomes latched so that in the event that the LED in the isolator loses its drive, transistor Q7 will continue to be driven. Resistor R14 provides base stabilization for the phototransistor, and capacitor C5 filters noise transients to prevent spurious triggering of the latch.

- 3.7.3 Zener diode CR5 is provided to permit the latch to clear whenever the rectified primary DC voltage drops below approximately 50 volts and the +42V supply below 30V. This allows the power supply to automatically restart under the blocking oscillator mode of operation if the oscillator driven mode has also become inoperative.
- 3.8 Primary Circuit Overcurrent Protection (FS-2)
- 3.8.1 A resistor, R4, in the emitter of the primary switching transistor, Q1, senses the current conducted during each pulse drive period. If this current should exceed a safe level, the base drive current is shunted for the remainder of that drive pulse.
- 3.8.2 The voltage developed on R4 is applied through resistor R19 to capacitor (6) which acts to filter spurious transients, to R17 which is in series with the base of transistor Q8, and to the base of transistor Q4. Whenever the voltage developed is high enough to cause Q8 to conduct sufficient current through the collector resistor, R20, which is connected through diode CR15 to the drive pulse transformer T2, to bias transistor Q9 into conduction, a regenerative action is initiated. This allows current to flow through the emitter resistor, R21, of Q9. The current drives both the base of Q8 and the base of Q4. Whenever Q4 conducts, the base drive current to Q1 is shunted to the primary common, effectively terminating the primary switching transistor current pulse for that cycle. Whenever the drive pulse from transformer T2 terminates, transistors Q8, Q9 and Q4 are returned to their non-conducting state.
- 3.9 Primary Circuit Overvoltage Protection (FS-4)
- 3.9.1 In the event that a transient spike occurs on the AC line that exceeds the normal voltage range, circuitry has been provided which will maintain the primary switching transistor in the non-conducting state even through base drive pulses are being generated. This protection is accomplished by shunting the oscillator drive pulses during the transient.
- 3.9.2 Zener diode CR6 is connected to the primary DC power through resistor R2. Whenever the DC voltage is high enough to exceed the zener diode voltage, current flows to the base of transistor Q2 by means of resistor R7, and the base of Q6 by means of resistor R16. Base bias resistor R5 serves to bypass leakage current for both Q2 and Q6.

4. LOGIC VOLTAGES (FS-3)

4.1 +5V Supply

- 4.1.1 The +5V supply is derived from a secondary winding of T1. The voltage on winding S4 is half wave rectified by diode CR16 and filtered by capacitors C7 and C18. This unregulated voltage, +9V, is applied to the base connection (B) of a linear regulator, ML5, which is a self contained three terminal integrated circuit located on a common heat sink with ML6 and ML7. A capacitor, C19, on the output (E) of the regulator filters high frequency load transients.
- 4.1.2 The +5V supply is connected to terminals 5 and 6 of connector J201 on the power supply. Logic supply return is connected to terminals 9 and 10.
- 4.2 +12 Volt Supply
- 4.2.1 The +12V supply is derived from a secondary winding of T1. The voltage on winding S2 is half wave rectified by diode CR19 and filtered by capacitors C9 and C23. This unregulated voltage, +16V, is applied to the base connection (B) of a linear regulator, ML6, which is a self-contained three terminal integrated circuit located on a common heat sink with ML5 and ML7. A capacitor, C22, on the output (E) of the regulator filters high frequency load transients. The +16V supply is also used to drive the oscillator and control circuits.
 - 4.2.2 The +12V supply is connected to terminal 7 of connector J201.

4.3 -12 Volt Supply

- 4.3.1 The -12V supply is derived from a secondary winding of T1. The voltage on winding S3 is half-wave rectified by diode CR18 and filtered by capacitors C8 and C21. This unregulated voltage, -16V, is applied to the collector connection (C) of a linear regulator, ML6, which is a self-contained three terminal integrated circuit located on a common heat sink with ML5 and ML7. A capacitor, C20, on the output (E) of the regulator, filters high frequency load transients.
- 4.3.2 The -12V supply is connected to terminal 8 of connector J201.

5. OUTPUT VOLTAGE INDICATOR (FS-3)

- 5.1 Each DC output voltage has a divider network which senses the output level. The sensed output level is compared with a voltage reference derived by a divider network composed of R56 and R61 from the 7.15 volt reference voltage, VREF, available from ML3. The comparison is done using four comparators in ML4.
- 5.2 The $+5\,\mathrm{V}$ output voltage sense divider is composed of R58 and R59. The $+12\,\mathrm{V}$ output divider is composed of R62 and R63. The $+42\,\mathrm{V}$ supply is sensed by a divider composed of R52 and R53. The $-12\,\mathrm{V}$ supply is sensed by a divider composed of R55 and R60. These sense voltages are connected to pins 11, 7, 5 and 8 respectively of ML4. The voltage reference is connected to pins 4, 6,9 and 10.

5.3 The outputs of each comparator (pins 1, 2, 13 and 14) are connected together. Each comparator will go to a high state on the output whenever its sensed input exceeds the reference voltage. If all four comparators outputs are in the high state, then the current which flows through resistor R54 from the +16V supply will be available to drive the LED indicator, CR28. If any output voltage should fail, its associated comparator will go to a low state, shunting the current drive to CR28. Note that the sense divider for the +42V supply is located on the load side of the fuse.

6. FAULT PRCTECTION ON SECONDARY

6.1 Short Circuit Protection

- 6.1.1 The +5V, +12V and -12V supply outputs are protected against short circuits to ground by means of the current limiting characteristics inherent in the integrated circuit voltage regulator which is in each of these outputs. Fault currents are limited to approximately 1.5 amperes. Whenever the fault is removed, the output voltage automatically recovers.
- 6.1.2 These regulators are also thermally protected so that in the event that their power dissipation in conjunction with the ambient temperature exceeds their limit, automatic shutdown occurs. Whenever the internal temperature decreases to a safe level, the device will reset and restore the output voltage.
- 6.1.3 The ± 42 V supply is protected against overloads on the output by means of a 1 amp fast blow fuse, F1.. Whenever this fuse opens, the Output Voltage Indicator will go dark even though the supply is otherwise functional.

6.2 Overvoltage Protection (FS-4)

- 6.2.1 Each secondary output voltage has an overvoltage sense circuit which will cause the power supply to shut down whenever an overvoltage is detected on an output. This is accomplished by means of a voltage comparator in integrated circuit ML2 which clamps the 20 KHz Square Wave Oscillator output to the low state, preventing the generation of drive pulses to the primary switching transistor, Q1.
- 6.2.2 The inverting input (Pin 6) of the comparator is biased by the divider network consisting of R33 and R36 to approximately one-half the voltage of the +16V supply. The non-inverting input (Pin 7) is normally biased to the voltage of the +16V supply by means of R34. An SCR, CR25, is also connected to Pin 7.

- 6.2.3 A zener diode, CR22, is connected to the +5V supply in series with current limiting resistor, R43, and to the SCR gate bias resistor R44. Whenever the +5V supply voltage reaches a level sufficient for the gate voltage to turn on the SCR, Pin 7 of the comparator is driven below the bias voltage on Pin 6 resulting in a low state on the output, Pin 1. This condition is maintained until the +16V supply drops so low that the oscillator is no longer operational. Capacitor C14 acts as a filter for high frequency transients. Capacitor C12 provides a short time delay on oscillator operation during start-up as well as enhances triggering of the SCR. Resistor R31 is intended to provide snap action during start-up.
- 6.2.4 The +12V supply is sensed in a similar manner by zener diode CR23 and resistor R42.
- 6.2.5 The $\pm42V$ supply is detected in the same manner by zener diode CR24 and resistor R41.
- 6.2.6 The -12V supply is also sensed, but in a slightly different manner. A zener diode CR27 is connected directly to the base of transistor Q11. Normally, Q11 is biased into saturated conduction by resistor R51 which is directly connected to the +16V supply. Whenever the zener diode voltage is substantially exceeded, the base bias current is shunted so that Q11 becomes non-conducting. While Q11 is saturated, its collector voltage is held low. However, whenever the transistor becomes unsaturated, the collector pull-up resistor, R57, connected to +16V will raise the collector voltage. This voltage is applied through diode CR26 to the gate of CR25, causing the SCR to conduct.

SHEET INDEX AND ISSUE CONTROL

4740CD

Sheet 1

CIRCUIT DESCRIPTION OF THE M43 LOGIC CARD (BASIC KSR)

	REVISIO										HE				EE						,	·
ಶುಽ		AUTH. NO.		1	2	3	4	5	6	7	8	9	10	11	12	13						
1	8-2-76	24598R		1	1	1	1					1	1	1	1							<u></u>
2	10-26-77	18760		2	1	1	2	1	i	2	1	١	1	2	2	.1		<u> </u>				
			<u> </u>																			
			į																		ļ 	
								ļ						ļ 								
_				<u> </u>																		
;	1		1		<u> </u>																	<u> </u>
			1					ļ														
				<u> </u>																		
			<u> </u>																			
			1																			
			1																			
																					! ! !	
-			NET H																			
			NUMBER												ļ			j				
			12																			
			SUE																			·
	·		{ (A)																			
]_													,						
			SHE																			
]																
						T																
			1																			
						Ī																
			-			1																
APPROVALS PROJ. PROJ. MFG.REL.			YG. ATE	W(CK /28/	776	DSG	NR.	s.	NUN		RN.					Î					
នបរ								<u>.</u>		1-	พบล	105					+					رز،
		(for	۱ ۲	AD 1-	30.	ام ع 171	∪. ງຊ	/. A			re U f	·, o c	71				1		474	+0C)	

CIRCUIT DESCRIPTION OF THE M43 LOGIC CARD (BASIC KSR)

TAB	LE OF CONTENTS	<u>Sheet</u>
SEC	TION I - GENERAL TECHNICAL DATA	2
- •	GENERAL DESCRIPTION FEATURES SWITCH OPTIONS SUPPORTING INFORMATION	2 2 3 4
SEC	TION II - DETAILED DESCRIPTION	4
-	GENERAL BLOCK DIAGRAM THEORY OF OPERATION	. 4 5 6
	3.1 FS-1 Terminal Controller 3.2 FS-2 Printer Timing 3.3 FS-3 Print Head and Bell Drivers 3.4 FS-4 Line Feed Motor and Carriage Motor Drivers 3.5 FS-5 Voltage Distribution	6 8 10 10 11

SECTION I - GENERAL TECHNICAL DATA

1. GENERAL DESCRIPTION

- 1.1 The 410740 M43 Logic Card serves a threefold purpose in the M43 Basic KSR. It provides the control logic for the operator console, line interface and printer functions; it provides the drivers for the printer mechanism; and it serves as a harness card into which all the printer subassemblies are connected.
- 1.2 The 410740 Card controls all information flow among the three terminal subassemblies operator console (OPCON), line interface (TAU/TDU) and printer. It retains the present terminal state (e.g., LOCAL/TALK) and determines each new terminal state from incoming OPCON or TAU/TDU information.
- 1.3 The 410740 Card also provides all the necessary timing and drive levels to cause proper operation of the various printer subassemblies.

2. FEATURES

2.1 Basic KSR Operational Features

The 410740 Card, when part of the basic KSR set, can perform a number of operator accessible features activated from either OPCON or TAU/TDU data streams. Detailed descriptions of these features can be found in the Basic KSR Set Specification.

2.2 Set Configuration Features

An 8 position DIP switch pack is provided to configure the terminal for certain optional functions.

2.2.1 Printer Related Options

Two switches select maximum printer line length. The options available are 72, 80 and 132 column line lengths.

Two switches select graphic character font. The options available are TV, ME and NU fonts.

2.2.2 Line Interface Related Options

One switch enables the automatic new line feature. This feature insures no loss of data received from the TAU/TDU in the event of improper line formatting.

One switch enables the sending of even parity to the TAU/TDU. When disabled the parity bit is forced marking.

One switch enables automatic disconnect of a call upon receipt of the ASCII EOT character.

2.2.3 Maintenance Related Option

One switch enables a printer test feature, causing the printer mechanism to continuously print its selected character font.

3. SWITCH OPTIONS

3.1 The following convention is used in the schematic wiring diagram and circuit description to designate each switch.

SPD4-SW4

SP - Refers to switch pack.

D4 - Refers to location D4 on the card assembly.

SW4 - Refers to the fourth switch of package SPD4.

3.2. Detailed Description

ON - Switch Closed (SW1 is always oriented toward center of card.)
OFF - Switch Open

<u>Des</u>	ignation	Function	Switch State (To	Enable	Function)
	SW1 SW2 SW3 SW4	Automatic New Line Printer Test Vertical Parity Send EOT Disconnect	OFF ON OFF OFF	-	
	SW5	Time Township Colors	•	SW5	SW6
SPD4 -	SW6	Line Length Select	Unused	OFF	CFF
			72 Columns	OFF	ON
			80 Columns	ON	OFF
			132 Columns	ON	ON
	SW7	Character Font Select	NU Font Undefined ME Font TV Font	SW7 OFF OFF ON	SW8 OFF ON OFF ON
				 	 •

4. SUPPORTING INFORMATION

M43 Logic Board Schematic - 4740SD

OPCON Schematic, Circuit Description - 4080SD, 4080CD

Print Head Schematic - 4013SD MAPL Spec. - 430641S - 430671S

SECTION II - DETAILED DESCRIPTION

1. GENERAL

1.1 The voltage and current requirements of the 410740 Card are as follows:

<u>Voltage</u>	Voltage Range	Avg. Current Drain
+42V +12V + 5V -12V	+37.8V to +46.2V +10.8V to +13.2V + 4.5V to + 5.5V -13.2V to -10.8V	1.0A (with printer load) 450 ma Communications Interface

1.2 Other supply voltages developed on the card from the -12V supply have the following tolerances:

<u>Voltage</u>	Voltage Range
- 4V	-4.6V to - 3.4V
- 5V	-5.5V to -4.5V

1.3 Other voltages referred to in the circuit description have the following tolerances:

<u>Voltage</u>	Voltage Range
$v_{\rm H}$	+3.5V to +5.5V
\mathtt{VL}	0V to + .5V
$v_{\mathtt{TH}}$	+2.4V to +5.5V
$\mathtt{V}_\mathtt{TL}$	0V to +0.4V
v_{BH}	+ 1V to $+$ 2V
v_{BL}	-4.6V to $-3V$

1.4 The following convention is used in the circuit description to designate each circuit entering or leaving a multilogic (ML) pack.

MLE1-3

ML - Refers to multilogic.

El - Refers to location El on card assembly.

3 - Refers to pin number of the associated circuit connection.

- 1.5 Logic Symbols Positive logic symbols are used in the associated schematic.
- 1.6 Complex logic packs are represented by rectangles. These include the terminal controller logic MACON (MLC4) and the printer timing logic MAPL (MLC7).
- 1.7 Signal Designation Signal leads are labeled with a title descriptive of the function of the signal. A line drawn over this title indicates that the signal is in its most negative state when the function described by the title of the signal is present.

2. BLOCK DIAGRAM

- 2.1 The block diagram of Figure 1 shows the interconnection and signal flow between the functional blocks FS-1 to FS-4.
- 2.2 The Terminal Controller (FS-1) controls overall terminal operation. It retains the present terminal state and displays that state in the light-emitting diode (LED) indicators on the set OPCON. It receives serial data from the OPCON, interprets it for terminal control functions and steers data to either the printer logic or the TAU/TDU or both. It controls serial data streams to and from the TAU/TDU, interprets incoming information for terminal control functions and buffers data before steering it to the printer logic.

- 2.3 The Printer Timing Logic (FS-2) controls all printer functions. It receives parallel data from the Terminal Controller, decodes it and performs the corresponding operation. The basic printer functions are character print, carriage return, line feed, backspace, bell, margin set, margin clear and margin release.
- 2.4 Functional Blocks FS-3 and FS-4 contain the power devices which drive the electro-mechanical subassemblies comprising the printer mechanism.

3. THEORY OF OPERATION

- 3.1 FS-1 Terminal Controller (See TC-1 Timing Diagram.)
- 3.1.1 General Functional block FS-1 interfaces the M43 logic card to the set OPCON and the TAU/TDU. It also provides the input data to the printer timing logic and senses various switches for features and options.
- 3.1.2 OPCON Interface Both a serial and a parallel data interface exist between OPCON and logic board. The serial interface consists of a 560 KHz clock, a repeat mode signal and a serial data signal. The repeat mode signal (J107 pin 7) is active (character repeating) in the high state (V_H) and inactive in the low ($\angle V_L$). The serial data lead (J107 pin 6) is normally marking at V_H . The transmission code used on this lead consists of eleven bits one start bit, eight data bits, one parity bit and one stop bit. The spacing level is $\angle V_L$. One bit time = 143 microsec.

The R-C filters (R42, C14 and R43, C15) are present to minimize noise picked up on the interface cable.

The parallel data interface consists of five DC contact switch leads (J107 pins 14, 17, 18, 19, 20) and five LED drive signals (J107 pins 5, 9, 10, 11, 13).

The DC contact switches when depressed (closed) apply ground to the corresponding inputs of a 7417 open collector buffer (MLE3). When released (open), 6.8K resistors (RPD3) pull the buffer inputs to $V_{\rm H}$. These buffers in turn drive the MACON pack (MLC4 - 8, 24, 25, 27, 31) with the non-inverted switch state. $V_{\rm H}$ will be present on the corresponding MLC4 pin when the associated switch is open and $V_{\rm L}$ will be present when the switch is closed.

The printer test signal (MLC4-24) is provided with an on-board DC contact switch (SPD4-SW2), wire 'AND'ed with MLE3-4, that can enable printer test independent of the OPCON.

The five LED drivers in MACON (MLC4-34 thru 38) pull their respective leads to $V_{\rm H}$ when activating an LED. The 1K resistors (R37-R41) limit the LED forward current to 15 ma nominal.

3.1.3 Eleven parallel data leads (MLC4-9 thru 19) interface the MACON logic pack with the printer timing logic.

The eight data leads transmit coded information to the printer timing logic. V_H (V_L) represents a binary 1(0).

The Request Next Character signal (MLC4-18) is an input which goes to $V_{\rm H}$ when the printer timing logic is ready to accept more information. Otherwise it remains at $V_{\rm L}$.

The Load Data Printer signal (MLC4-9) drives momentarily (>2 microsec) to V_L when information is to be transferred (via data leads) to the printer timing logic. The trailing edge of this pulse causes Request Next Character to be set to V_L .

Right Hand Margin is a bi-directional signal which, during normal operation is an input to MACON (MLC4-19). This signal goes to $V_{\rm H}$ coincident with Request Next Character whenever the print mechanism is at the right hand margin. This signal is driven to $V_{\rm H}$ by MACON (MLC4) whenever the power is turned on with the interlock switch (J107 pin 14) open and the TEST SWITCH is not activated. It remains at $V_{\rm H}$ until the interlock switch is depressed.

3.1.4 The TAU/TDU interface is comprised of six lines from the MACON (MLC4) pack.

Two control lines provide the normal interface control to the line interface. Terminal Ready (MLC4-3) is active when driven to $V_{\rm H}$ by MACON. TAU/TDU Ready (MLC4-6) is active when driven to $V_{\rm TH}$ by MLB5-4.

Two data lines provide the bi-directional asynchronous serial data path. Send Data (MLC4-39) is marking (spacing) when driven to V_L (V_H) by MACON. Receive data is marking (spacing) when driven to V_{TL} (V_{TH}) by MLB5-6.

Two test signals are provided for maintenance testing. Both Digital Loop (MLC4-5) and Analog Loop (MLC4-4) are active when driven to $V_{\rm H}$ by MACON.

A seventh signal, Duplex, is provided at the TAU/TDU interface for future use. It is identical to the signal on MLC4-31 except that no pullup to +5V is provided on the card.

3.1.5 Paper Out and Low Paper switches are connected to the logic card through J101. Each switch drives a 7417 buffer (MLB4-3, 5) with 6.8K input pullup resistors (R13, R14). The 7417 buffer drives MACON (MLC4-22, 28) to V_{TL} when the corresponding switch is closed. Internal resistors in MACON pull these leads to V_{H} when the corresponding switch is open.

3.1.6 Three option switches (SPD4-SW1, SW3, SW4) are provided for Terminal Controller options.

When a switch is open the associated pin on MACON (MLC4-23, 26, 30) is pulled to $V_{\rm H}$. Closing the switch applies logic ground to the corresponding MACON pin.

- 3.2 FS-2 Printer Timing Logic (See TC-2 and TC-3 Timing Diagrams.)
- 3.2.1 General Functional Block FS-2 receives 8 bit parallel information from the Terminal Controller and in turn generates all the necessary timing to produce the corresponding printer function. This functional block also provides the system clock for the M43 Basic KSR.
- 3.2.2 System Clock The clock circuit consists of a crystal controlled oscillator and a divide-by-2 squaring circuit with power-on gating.

One half of the NOR gate pack (MLE1) provides the amplifier section for a series resonant oscillator circuit with a 1.12 MHz crystal in the feedback path. The output at MLE1-2 is buffered by another NOR gate with a disabling input (MLE1-12) provided for testing purposes. In normal operation resistor R46 keeps this gate enabled.

One flip-flop of a 74109 Pack (MLD2) is connected as an RS latch " (not clocked). The presence of C20 on the CLR input (MLD2-15) sets this latch (MLD2-10) at V_{TL} on power turn on. Approximately 100 msec later C20 will have charged positive enough to reach the NOR gate input threshold (MLE1 pins 4, 5), causing the latch preset (MLD2-11) to switch to V_{TL} and setting MLD2-10 to V_{TH} where it will remain till power is removed. This circuit prevents erratic operation of the clock line during the power-up mode, when the oscillator is starting.

The second flip-flop of the 74109 pack is connected to divide the clock signal (from the oscillator) by two when the 'J' input (MLD2-2) is at $\rm V_{TH}$. This gives a symmetric 560 KHz clock at MLD2-6 which swings from $\rm V_{TL}$ to $\rm V_{H^{\bullet}}$ Pullup resistor R36 is needed to attain this positive level. When the J input is at $\rm V_{TL}$ the flip-flop output (MLD2-6) will be set to and remain at $\rm V_{TL}$.

- 3.2.3 Terminal Controller Interface Eleven parallel data lines interface the MAPL (MLC7) logic pack with the Terminal Controller (FS-1). These lines operate as described in Section 3.1.3.
- 3.2.4 Four option switches are provided for printer options. SPD4-SW7 and SW8 select one of three character fonts. SPD4-SW5 and SW6 select one of three line lengths.

- 3.2.5 Left Margin Sensor A DC contact switch is provided on the print head assembly which when depressed (open) allows the input of a 7417 buffer (MLB4 pin 9) to be pulled to $V_{\rm H}$ by R12. The 7417 output transistor turns off and the MAPL Left Hand Margin signal (MLC7-17) is internally pulled to $V_{\rm H}$, indicating that the print mechanism is at the left margin position.
- 3.2.6 Velocity Encoder This circuit is comprised of an optical switch, feedback amplifier and hysteresis amplifier which produce a pulse train with repetition rates proportional to the average carriage motor rotor velocity.

The phototransistor section of the optical switch (FS-2, A1) is connected in a common collector configuration. The emitter (J103 pin 1), with load resistor R5 drives both the feedback amplifier through R6 and the hysteresis amplifier (MLA8-9).

The feedback amplifier with elements R6 and C1 serves as both a low pass filter and current amplifier capable of driving the light emitting diode of the optical switch.

As the optical switch beam is interrupted by a slotted disk mounted on the carriage motor rotor shaft, voltage pulses of approximately 600 microsec period and 1V to 3V peak-to-peak amplitude are developed at MLA8-9. This repetition rate is too fast for the feedback amplifier (with low pass filter) to respond to, so no correction is made for this signal. However all slower variations (including DC offsets due to parameter variations) are cancelled out by the action of the feedback amplifier driving the optical switch LED. Consequently the desired velocity dependent signal is present at the input of the hysteresis amplifier (MLA8-9) centered about OV.

The hysteresis amplifier, with approximately 100 mV hysteresis, amplifies this input signal, supplying a velocity dependent pulse train to the MAPL pack (MLC7-18). This signal swings from $V_{\rm H}$ to -5V (-0V, +.5V).

- 3.2.7 Print Mechanism Driver Interface Nine leads from the MAPL pack (MLC7-31 thru 39) supply the print commands to the nine print mechanism coil drivers. When a print command is to be given, MAPL drives the desired print level lead(s) to $V_{\rm H}$ for a pre-programmed time. (See TC-2 timing diagram.)
- 3.2.8 One lead from the MAPL pack (MLC7-30) supplies the input to the bell driver. This lead is driven to $\rm V_{BH}$ for the duration of time required to ring the bell.

- 3.2.9 Line Feed Motor Driver Interface Four leads from the MAPL pack (MLC7-26 thru 29) supply the stator timing for the four line feed motor phases. A fifth lead, the clamp switch (MLC7-21), controls a variable clamp in the kickback circuit of the phase 1 coil. To energize a stator coil MAPL drives the appropriate lead to $V_{\rm H}$. (See TC-3 Timing Diagram.)
- 3.2.10 Carriage Motor Driver Interface Four leads from the MAPL pack (MLC7-22 thru 25) supply the stator timing for the four carriage motor phases. To energize a stator coil MAPL drives the appropriate lead to $V_{\rm H}$. (See TC-2 for typical stator timing during printing.)
- 3.3 FS-3 Print Head and Bell Drivers
- 3.3.1 General Each print head driver consists of a CMOS pre-driver and Darlington power driver. The bell driver consists of a Darlington power driver only.
- 3.3.2 When the bell driver input (Q20-B) is driven to $V_{\rm BH}$ by MAPL the collector (Q20-C) goes to 1.5V nominal, driving approximately 175 mamp through the bell coil. When MAPL releases the input, R26 pulls Q20-B to ground turning off the driver. Inductive kickback from the bell coil attempts to drive Q20-C highly positive. CR25 however clamps the collector preventing it from going more positive than 43V nominal.
- $^{\circ}$ 3.3.3 When a print level pre-driver (MLE6, E7 or E8) input is driven to V_{H} by MAPL it in turn drives the base of its associated power driver (Q11-Q19) to V_{BH} . The power driver then turns on to V_{CE} = 1.5V nominal causing a current pulse in the associated print head coil. When MAPL releases the input, the pull down resistor (R27 through R35) brings the pre-driver input to V_{BL} causing the pre-driver to pull the associated power driver base to V_{BL} turning off the driver. The collector voltage rise due to the inductive kick of each head coil is clamped by diodes CR16 thru CR24 to 43V nominal.
 - 3.4 FS-4 Line Feed Motor and Carriage Motor Drivers
 - 3.4.1 General Each driver for both the line feed and carriage motor coils consist of a CMOS pre-driver and Darlington power driver. In addition the line feed motor circuit contains a Darlington switch across the phase 1 coil to provide hard clamping of the inductive kick during the idle condition.
 - 3.4.2 Line Feed Motor Circuit To energize stator coil 4 (J102-1) MAPL drives the corresponding pre-driver input (MLE6-9) to $V_{\rm H}$, which in turn drives the associated power driver base (Q1-B) to $V_{\rm BH}$. This turns on the power driver to $V_{\rm CE}$ = 1.5V nominal causing current flow in the stator coil.

3.4.2 (Continued)

When MAPL releases the input, R22 pulls the pre-driver input to $V_{\rm BL}$ which then pulls Q1-B to $V_{\rm BL}$ turning off the power driver. The inductive kick of the coil when Q1 turns off is clamped by CR3 and CR1 (25V zener) to a nominal 68V, resulting in a fast decay of the stator current. Blocking diode CR4 is needed to prevent negative voltages induced in coil 4 (at J102 pin 1), due to mutual coupling with stator coil 2, from forward biasing the Q1 base-collector junction and pulling current through the coil (via the logic supply). The above description applies also to the other three stator coils, except as described below.

When the line feed mechanism is idle, MAPL drives the clamp switch (MLE6-7) to $V_{\rm H}$. MLE6-6 drives Q6 into saturation. This in turn pulls enough base current through R11 to turn on Q5. With Q5 on, stator coil is hard clamped (via CR11 and Q5) to 44V nominal. During this idle state, the phase 1 drive signal is pulse width modulated at a 20 KHz rate. In conjunction with the hard clamp this provides a low level recirculating current in coil 1, keeping the motor in a detented position.

When stepping the line feed motor, MAPL releases the clamp switch input which then is pulled to $V_{\rm BL}$ by R17. This causes Q6 and thus Q5 to turn off. In this condition, the clamping network for coil 1 is identical to that described above for the other coils.

3.4.3 Carriage Motor Circuit - The pre-driver and driver circuits for each stator coil (J104-1, 2, 3, 4) operate as described in 3.4.2 for the line feed motor. The coils are again zener clamped as described for the line feed motor. However, the zener in this case is in parallel with resistors R8 and R9, which help the zener dissipate the kickback energy. Because of this the kick voltage will remain below the zener clamp voltage till the coil current at turn off reaches approximately .5 amp.

3.5 FS-5 Voltage Distribution

3.5.1 The power on reset circuit is intended to function during two power states: a) At VSS power up time it will provide a delayed VDD potential and will ensure that the VSS power supply has reached 4.25 \pm .250V before turning VDD on. b) At VSS power interruption, VSS = 4.25 \pm .250V, the circuit will turn VDD off for the duration of the interrupt and provide a delayed VDD potential only after the return of VSS = 4.25 \pm .250V. This delayed VDD potential from VGG and VSS will force both MAPL and MACON into their respective POR routines.

Precision resistors R_{49} and R_{50} form a voltage divider which determines the value at which V_{SS} must be before MLA8-1 will switch states. Based upon the assumption that V_{GG} holds slightly longer or precedes V_{SS} , the V_{SS} trip voltage is set at 4.25 \pm .250V. The power up sequence is as follows: V_{GG} (-5V) precedes or is coincident with V_{SS} (+5V) which causes MLA8-1 to track the rising positive supply voltage, V_{SS} , which in turn causes the emitter of Q_{21} , V_{DD} , to also track the rising V_{SS} voltage ($V_{DD} = V_{SS}$ -2V+VBEQ₂₁). At such time that V_{SS} reaches 4.25 \pm .250V, the timing network of R_{53} , CR_{29} , and C_{17} continues to hold the plus input

3.5 (Continued)

(MLA8-3) positive with respect to the negative input, hence, forcing MLA8-1 and Q21 emitter (V_{DD}) to continue to track V_{SS} . Approximately 50 msec. later C₁₇ will be charged such that the voltage across R₅₃ (MLA8-3) will drop below that voltage on MLA8-2; at which time, MLA8-1 switches to V_{GG} + 2V (-3V) causing Q_{21} to saturate and thus forcing V_{DD} = O_V + V_{CE} (SAT) Q_{21} (Transistor Q_{21} is specified as having a VCE (SAT) of 0.1V max. at I_C = 100 ma and I_B = 10 ma.) Resistor R_{51} sets the minimum base drive of Q_{21} at 10ma in the saturated mode and resistor R_{52} ensures V_{DD} will pull towards V_{SS} in the emitter follower mode. Diode CR28 provides a rapid discharge path for C17 in order to ready the detector for future V_{SS} interrupt. Capacitor C_{23} protects the detector from static discharge. The power interrupt sequence is as follows: $V_{\rm GG}$ (-5V) holds longer than $V_{\rm SS}$ (+5V) which drops to 4.25 \pm .250V causing MLA8-2 to go negative with respect to the plus input; MLA8-1 then switches to $V_{\rm SS}$ -2V and again tracks $V_{\rm SS}$ as does Q_{21} emitter ($V_{
m DD}$) as stated earlier. This positive output step plus initial voltage on \overline{c}_{17} is coupled to R53 adding to the voltage difference at MLA8-2 and MLA8-3; thereby causing the timing delay as stated previously if V_{SS} returns immediately. Should $V_{\rm SS}$ continue to drop, MLA8-1 continues to track the fault condition of $V_{\mbox{\footnotesize SS}}$ and the detector would behave as stated earlier upon the return of VSS (power up sequence).


TC-4 Timing diagram illustrates typical waveforms for the power sequences stated previously and depicts the detector parameters of interest:

- 1) V_{GG} 's must precede or be coincident with V_{SS} on powering up.
- 2) V_{DD} must pull-up to within 2V of V_{SS} in the lower V_{SS} power mode.
- 3) V_{DD} must continue to track V_{SS} for a minimum of 10 msec. after return of V_{SS} .
- 4) Q_{21} must saturate at equal to or less than 0.1 volts during normal MOS operation.
- 5) The trip range on V_{SS} is approximately 4.25 \pm .250 volts.
- 3.5.2 Zener diode CR26 develops a nominal -4V from the -12V supply through limiting resistor R15.

Zener diode CR27 develops a nominal -5V from the -12V supply through limiting resistor R16.

3.5.3 The various .1 MFD capacitors are filters for the logic voltages. C4 is a high frequency bypass for the +42V.

Capacitor C3 is a filter on the $\pm 42\text{V}$ used to average out the pulsed energy requirements of the print mechanism.



4740CD Issue 1

SHEET INDEX AND ISSUE CONTROL

4080CD

Sheet 1

CIRCUIT DESCRIPTION OF THE 410080 CONSOLE LOGIC CARD

	<u>.</u>	IRCUIT DI	£SCI	KIP'I	TON	4 OF	TE	L 4	100	180	COI	NSOL	E L	.0G1	LC (JARI	<u>)</u>						
	REVISIO	Γ							5	HE	ΕT	N	UM	BE	R								
ISSUE	DATE	AUTH. NO.		1	2	3	4	5															
/	6/11/76	24331R		1	1	1	1	1															
2	2-21-77	16857]	2	1	1	1	2												-	-		
											-	ļ											
		8 * 8° YEG		Ŀ																			
.																		<u> </u>					
			1																	_			
																							_
								-															L
-											<u> </u>							<u> </u>					
	·																						_
			-																				
			E																				
		* · · · · · · · · · · · · · · · · · · ·	105																	<u> </u>			Water .
			NUMBER																				
- 1			•											_				-					-
			SSUE					1	- 1			<u> </u>	ì										\vdash
- 1			2					-										<u> </u>					\vdash
			<u>, </u>					_					_										
			SHEET					1	- 1														
\dashv	· · · · · · · · · · · · · · · · · · ·		လ				-	-	-												 		_
-					-		-													_			
1								+	\dashv										-				
.					-		-																
- [-					-									 -		
	i i							+							-								
- 1			200		\dashv		-	+				+											_
_					\dashv		+	\dashv				-											
	APPROV	 'A! S	EN	ــــا ۲	110		10	SGN	IR.			DI	L				T^{-1}		ـــا ب ج ب	 _ F T		l	
PRO	J. PROJ.	MFG.REL.	,							s -	NUM	BER		-	<u>-</u>								
SUPV	DIR.	COMPL.	Rε	D F		11/1 NO		A		E-	NUM	BER							40	800	D		

TC482-1272

CIRCUIT DESCRIPTION OF THE 410080 CONSOLE LOGIC CARD

TABLE O	OF CONTENTS	SHEET
SECTION	I - GENERAL TECHNICAL INFORMATION (Basic Function)	2
SECTION	II - DETAILED DESCRIPTION	3
1. Ass	ociated Documents	3
2. The	ory of Operation	3
2.4	Keyswitch and Interface Logic Clock Generation and Drivers	3 3 4 5 5 5

SECTION I - GENERAL TECHNICAL INFORMATION (Basic Function)

- 1. The 410080 Console Logic Circuit Card (CC080) is a double sided circuit card, 5-1/2" x 12", containing Teletype MOS circuit packs, commercial integrated circuit packages and discrete components. The console frame, the keyswitch channels and all keyswitches mount to this card.
- 2. The CCO80 assembly provides the following features:
- 2.1 Sense up to 67 keys depressed by an operator.
- 2.2 Generate and transmit codes for up to 58 keys.
- 2.3 Generate alternate codes, when required, when shift or control keys are depressed.
- 2.4 Generate characters repeatedly with a universal repeat key.
- 2.5 Provide 5 Light Emitting Diode (LED) indicators controlled and powered by an external source.
- 2.6 Provide a "CAPS LOCK" mode for selectively shifting only alpha characters.

SECTION II - DETAILED DESCRIPTION

- 1. ASSOCIATED DOCUMENTS 410080 Assembly Drawing, 4080SD Schematic Diagram.
- 2. THEORY OF OPERATION
- 2.1 Keyswitches and Sense Amplifiers (FS-1, Sheet B1)
- 2.1.1 Each capacitive keyswitch is connected to a single input of a Sense Amplifier MLA1, MLA6 or MLB4. The Sense Amplifier determines the logic state applied to an input by comparing the charging time of the keyswitch connected to an input to the charging time of a Reference Capacitor (C2, C10 or C15) which is connected to input 0. Charging current for the Sense Amplifiers is provided by Reference Resistors(R6, R27 or R30) connected to each Sense Amplifier's summing pin (Σ) and returned to VGC2.
- 2.1.2 When power is first applied to CCO80 the Keyswitch Logic MLA5 initializes all Sense Amplifiers by transmitting two consecutive pulses, Master Reset (MR) and SYNC. The I/O leads are active when at $\rm V_{\,H^{\,\circ}}$ The MR and SYNC pulses, which last for one complete clock cycle each, initiate Master Reset and Synchronizing functions. The Synchronizing pulse forces the Sense Amplifiers to the Reference Input (IO) to begin a scan. ($\rm V_{\,H} \geq \rm V_{SS}-\rm IV.$)
- 2.1.3 The Sense Amplifiers charge their associated Reference Capacitor to measure a reference charging time. Subsequently, the Keyswitch Logic transmits Data Enable (DE) pulses which advance the Sense Amplifiers to their first keyswitch inputs and places the keyswitches under test. Each Sense Amplifier determines the state of the keyswitch by determining that the keyswitch charges faster or slower than the reference capacitor.
- 2.1.4 After 12 clock cycles the Keyswitch Logic transmits Another Data Enable pulse. The Sense Amplifiers respond by transmitting two Data Bits (active to V_{SS} when Øl is at V_{GG}). Data Bit 1 will be active at V_H when the keyswitch being sensed is first encountered as "depressed". Data Bit 2 will be active at V_H as long as the keyswitch continues to be depressed. This action continues until the Sense Amplifiers have tested all inputs (21 keyswitches). The Keyswitch logic transmits a number of extra Data Enable pulses (ignored by the Sense Amplifiers) while internal logic functions are being performed. The Keyswitch Logic then re-transmits the SYNC pulse and the scan cycle repeats.
- 2.2 Keyswitch and Interface Logic (FS-2, Sheet B2)
- 2.2.1 The Keyswitch Logic (MLA5) controls the operation of the Sense Amplifiers (see Section 2.1.3 and 2.1.4) and provides coded output to the interface.

- 2.2.2 When power is first applied to CCO80, Capacitor C8 is discharged. During the time that it is charging (through R22) the Keyswitch Logic will send Master Reset and Sync pulses to the Sense Amplifiers. In addition, the Serial Send Data output will be held to $V_{\rm H}$. After C8 has charged beyond the threshold of the Power-On-Reset Input (PORIN), the Keyswitch Logic will transmit only SYNC and Data Enable pulses to the Sense Amplifiers and normal operation of the CCO80 can begin.
- 2.2.3 Once each scan the Keyswitch Logic transmits a SYNC pulse to establish synchronization. After the SYNC pulse and a timing interval the Keyswitch Logic transmits a serial of Data Enable pulses, one pulse per every 12 clock cycles. The Sense Amplifiers respond to each Data Enable pulse by transmitting the two data bits corresponding to their input under test. Data Bits are valid on the two consecutive 01 periods following the Data Enable pulse, when 01 is at $V_{\rm GG2}$.
- 2.2.4 After all keyswitches have been tested the scanning cycle repeats. A test signal, End of Scan (EOS/ALARM) is provided for use as a timing reference. EOS is active to $V_{\rm H}$ for 8.9 microseconds with a repetition rate of 4.57 milliseconds. End of Scan is active twenty-four $\emptyset1$ periods after the SYNC pulse.
- 2.2.5 When a keyswitch has been sensed as "depressed" the Keyswitch Logic will determine if it is to be sent as a character or is to modify the code of another keyswitch (i.e., if the switch is Caps Lock, Shift, Control, or Repeat). If the code is to be sent it will appear as Mark-Space data on the Serial Send Data lead. This lead (pin 6 at J1) is normally marking (at V_{CC} +0,-.5V). The high level of both Serial Send Data and Repeat Mode (RPMD) is limited to V_{CC} by CR2, CR3, CR4 and R7. The code consists of 11 bits: one start bit, 8 code bits, one parity bit and one stop bit. The low level (space) is $\langle V_{CG1} + .5V \rangle$. One bit time = 143 uS. Output impedance for both Serial Data and RPMD shall be $\langle 5000 \rangle$ ohms in either logic state.
- 2.2.6 Repeat Mode (RPMD) is $\langle (V_{GG1} + .5V) \rangle$ as long as the Repeat key is not depressed. When the Repeat key is depressed, the RPMD lead of MLA5 goes to V_H and RPMD (pin 7 of J1) goes to $(V_{CC} + 0 .5V)$ RPMD will return to V_{GG1} when the Repeat key is released. If any other keyswitch is depressed while the Repeat key is depressed, the character associated with that keyswitch will be sent once per scan (4.57 ms.).
- 2.2.7 Switches SO, S1, and S2 are normally open D.C. contact latching switches. The depressed (latched) state connects the corresponding pin in J1 to $V_{\rm GG1}$. S3 and S4 are normally open D.C. Contact switches. When S3 or S4 is depressed, the corresponding pin in J1 is connected to $V_{\rm GG1}$. 2.2.8 Light Emitting Diodes (LED's) in the indicating keyswitches are controlled by their respective pins in J1. On current shall be > 10 ma but < 15 mA.
- 2.3 Clock Generation and Drivers (FS-3, Sheet B3)
- 2.3.1 The 560 KHz. clock from pin 12 of Jl is divided by 5 by MLB3. The QC (pin 8) output of MLB3 is a 40% duty cycle waveform with a 112 KHz. repetition rate. R28, R29, C11 and C12 delay appropriate edges of the 112 KHz signal and are recombined in MLB1 and MLB2 to produce a non-overlaping 01 and 02 predrive signals at pins 11 of MLB1 and MLB2. The non-overlap time is .3 uS min to 1.2 uS max. for both non-overlaps.

Teletype Corporation Circuit Description

- 2.3.2 The predrive signals are coupled to MLA4 by C6 and C7. R14 and R15 limit the current levels. CR8, R34 and CR9, R35 insure a proper voltage swing for the Clock Driver. Clock Driver MLA4 is a high voltage dual inverter. R16 and R17 prevent inductive ringing of the fast transitions on $\emptyset1$ and $\emptyset2$. R12 and R13 bias the outputs of MLA4 slightly "ON" to prevent clock excursions above Vss. The high clock levels (for $\emptyset1$, $\emptyset2$, $\emptyset1L$ and $\emptyset2L$) shall be Vss but (Vss-1.7V). The low $\emptyset1$ and $\emptyset2$ levels shall be VGG2-1.2V).
- 2.3.3 R18 and R19 limit current so that CR5 and CR6 can clamp $\emptyset1L$ and $\emptyset2L$ to V_{GG1} . $\emptyset1L$ and $\emptyset2L$ are the clocks to MLA5 which requires a lower clock voltage than the other MOS devices. The low $\emptyset1L$ and $\emptyset2L$ levels shall be V_{GG1} but $(V_{GG1} 1V)$.
- 2.4 Power Distribution (FS-4, Sheet B4)
- 2.4.1 Zener Diode CR1 reduces the -12V by 3.9V, so as to make v_{GG2} approximately -20V with respect to v_{SS} . Voltage to Pin 4 of MLA5 is fixed at one diode drop more negative than v_{GG1} by CR7 and R33.
- 2.4.2 Capacitors C3, C4, C5 and C13 are filter capacitors for the various power supplies.
- 2.5 Power Requirements

+12V + 10% at 160 ma. max.

+ 5V + 10% at 100 ma. max.

-12V + 10% at 140 ma. max.

Maximum power dissipation = 4.5 W.

2.6 Temperature Ranges:

Operation: 40° F to 130° F at 2% to 95% Relative Humidity

Storage: -40° F to 150° F