

ST-8000A HF MODEM

TABLE OF CONTENTS:

CHAPTER 1 INTRODUCTION

- 1.1 PURPOSE
- 1.2 GENERAL
 - 1.2.1 General Description
 - 1.2.2 Specifications
- 1.3 ITEMS AND ACCESSORIES SUPPLIED
- 1.4 ITEMS REQUIRED BUT NOT SUPPLIED

CHAPTER 2 INSTALLATION

- 2.1 GENERAL
- 2.2 UNPACKING AND INSPECTION
- 2.3 POWER REQUIREMENTS
 - 2.3.1 115 VAC Operation
 - 2.3.2 230 VAC Operation
- 2.4 MOUNTING
 - 2.4.1 Table-Top Mounting
 - 2.4.2 Equipment Rack Mounting
- 2.5 OPTIONS
 - 2.5.1 Internal Switch Options
 - 2.5.1.1 Demodulator Input Impedance
 - 2.5.1.2 AMH Threshold and Delay
 - 2.5.1.3 Carrier Detect Signal Polarity
 - 2.5.1.4 Modulator Output Mute
 - 2.5.1.5 "Phantom Keyline"
 - 2.5.1.6 Remote Terminal Data Rate
 - 2.5.1.7 Remote Modem Address
 - 2.5.1.8 Auto Mute Delay
 - 2.5.1.9 Remote Terminal RS-232/MIL-188
 - 2.5.2 Diversity Option (Option -01)
- 2.6 CABLE CONNECTIONS
 - 2.6.1 Audio Connections
 - 2.6.2 Data Terminal Connections
 - 2.6.3 Remote Control Terminal Connections
 - 2.6.4 Diversity Connections (Option -01)
- 2.7 SYSTEM INSTALLATION
 - 2.7.1 Radio System Connections
 - 2.7.2 Wire-Line FSK System Connections
 - 2.7.3 Remote Control Terminal Installation
- 2.8 INITIAL CHECKOUT PROCEDURE

TABLE OF CONTENTS (Continued):

CHAPTER 3 OPERATION

- 3.1 GENERAL
- 3.2 FRONT PANEL CONTROLS AND DISPLAYS
 - 3.2.1 Keypad Controls
 - 3.2.2 Modulator Output Control
 - 3.2.3 Numerical Displays
 - 3.2.4 Bar Graph Indicators
 - 3.2.5 LED Indicators
- 3.3 REMOTE CONTROL
 - 3.3.1 Unit Addressing
 - 3.3.2 Remote Control Commands
 - 3.3.3 Remote Control Responses
 - 3.3.3.1 Long Response
 - 3.3.3.2 Short Response
 - 3.3.4 Remote Control Error Responses

CHAPTER 4 THEORY OF OPERATION

- 4.1 GENERAL 4-1
 - 4.1.1 FSK System Application 4-1
 - 4.1.1.1 FSK Radio Data System 4-1
 - 4.1.1.2 FSK Wire Line Data System 4-3
 - 4.1.2 Functional Description 4-5
 - 4.1.3 Internal Assemblies 4-5
- 4.2 MODEM, ASSEMBLY A1 4-9
 - 4.2.1 Demodulator 4-9
 - 4.2.1.1 Demodulator Input and BIT Circuits 4-9
 - 4.2.1.2 Mark and Space Filters (Main Demodulator) 4-12
 - 4.2.1.3 Peak Detector 4-15
 - 4.2.1.4 AMH Circuit 4-16
 - 4.2.1.5 Gain Control 4-17
 - 4.2.1.6 Mark and Space Tone Detectors 4-18
 - 4.2.1.7 Mark and Space Data Low-Pass Filters 4-18
 - 4.2.1.8 Diversity Circuit 4-18
 - 4.2.1.9 Data Detectors 4-20
 - 4.2.1.10 High Data Rate ("High Speed") Demodulator 4-21
 - 4.2.1.11 Detector Selection and Received Data Output 4-21
 - 4.2.2 Bar Graph Outputs 4-22
 - 4.2.3 Modulator and Keyline 4-23
- 4.3 CONTROL, ASSEMBLY A2 4-25
 - 4.3.1 Microprocessor Controller 4-25
 - 4.3.2 System Clocks 4-27
 - 4.3.3 Memory and I/O Address Map 4-27
 - 4.3.4 EPROM, EEPROM, and RAM Memory 4-30
 - 4.3.5 Memory Mapped Latches and Buffers 4-30

TABLE OF CONTENTS (Continued):

4.3.6	I/O Mapped Peripherals	4-31
4.3.6.1	Unit Address and Remote Port Rate	4-32
4.3.6.2	Receive Signal Level and Status Bits	4-32
4.3.6.3	Mark/Space Bandpass Filter Q	4-33
4.3.6.4	Control Register 1	4-34
4.3.6.5	Control Register 2	4-35
4.3.7	Mark/Space Transmit Tone Generator	4-37
4.3.8	Mark Filter Synthesizer	4-39
4.3.9	Space Filter Synthesizer	4-39
4.3.10	High Speed Local Oscillator	4-40
4.3.11	Low Pass Filter Clock	4-40
4.3.12	Regeneration	4-40
4.3.13	Remote Control Port	4-41
4.3.14	Synchronous Data Clocks	4-42
4.4	FRONT PANEL, ASSEMBLY A3	4-44
4.4.1	Tuning Bar Indicators	4-44
4.4.2	Modulator Output Level	4-44
4.4.3	Front Panel Controller	4-47
4.4.4	Keypad	4-47
4.4.5	Numerical Displays	4-48
4.4.6	LED Indicators	4-49
4.5	POWER SUPPLY, ASSEMBLY A4	4-50
4.5.1	+5 VDC Power Supply	4-50
4.5.2	+8 and -8 VCD Power Supplies	4-50
4.6	CABINET, ASSEMBLY A5	4-52
4.6.1	AC Power Connections	4-52
4.6.2	Power Transformer	4-54
4.6.3	+5V Regulator	4-54
4.6.4	Interior Cable Assemblies	4-54

CHAPTER 5 ALIGNMENT AND TEST

5.1	GENERAL	5-1
5.1.1	Internal Access	5-1
5.1.2	Removing Top Cover	5-1
5.1.3	Control Board Service Position	5-2
5.2	ST8000A ALIGNMENT	5-5
5.2.1	Alignment Tools and Instruments	5-5
5.2.2	Preliminary Test	5-7
5.2.3	Confirm DC Power Supply Voltages	5-7
5.2.3.1	POWER SUPPLY (A4) Voltages	5-7
5.2.3.2	MODEM (A1) Voltages	5-8
5.2.3.3	CONTROL (A2) Voltages	5-8
5.2.3.4	FRONT PANEL (A3) Voltages	5-9
5.2.4	BIT Calibration	5-10
5.2.5	MARK Filter Alignment	5-11
5.2.6	SPACE Filter Alignment	5-11

TABLE OF CONTENTS (Continued):

5.2.7	Bar Graph Alignment	5-12
-------	-------------------------------	------

5.2.8	AMH and Gain Control Alignment	5-13
5.2.9	MARK and SPACE Offset Adjustment	5-14
5.2.10	High Speed Demodulator Filter Alignment	5-14
5.2.11	High Speed Detector Alignment	5-16
5.2.12	Restore to Operation	5-17
5.3	ST8000A TEST PROCEDURES	5-19
5.4	BUILT-IN-TEST (BIT)	5-

CHAPTER 6 DIAGRAMS AND PARTS LISTS

6.1	GENERAL
6.2	VENDOR CROSS-REFERENCE
6.3	MODEM ASSEMBLY A1
6.3.1	Schematic Diagrams
6.3.2	Parts Placement Diagram
6.3.3	Parts List
6.4	CONTROL ASSEMBLY A2
6.4.1	Schematic Diagrams
6.4.2	Parts Placement Diagram
6.4.3	Parts List
6.5	FRONT PANEL ASSEMBLY A3
6.5.1	Schematic Diagrams
6.5.2	Parts Placement Diagram
6.5.3	Parts List
6.6	POWER SUPPLY ASSEMBLY A4
6.6.1	Schematic Diagrams
6.6.2	Parts Placement Diagram
6.6.3	Parts List
6.7	CABINET ASSEMBLY A5
6.7.1	Schematic Diagrams
6.7.2	Parts Placement Diagram
6.7.3	Parts List

TABLES:

4.1	BIT CONTROL SIGNAL	4-12
4.2	MARK or SPACE "Q" VALUES	4-15
4.3	AMH SW1 THRESHOLD SETTINGS	4-16
4.4	AMH SW2 DELAY SETTINGS	4-17
4.5	GAIN CONTROL	4-17
4.6	DETECTOR MODES	4-20
4.7	MEMORY MAPPED ADDRESSES	4-29
4.8	I/O PORT MAPPED ADDRESSES	4-29
4.9	MEMORY ADDRESSES	4-30
4.10	MEMORY MAPPED LATCHES AND BUFFERS	4-30
4.11	I/O PORT MAPPED PERIPHERALS	4-31
4.12	UNIT ADDRESS AND REMOTE PORT RATE	4-32
4.13	RECEIVE SIGNAL LEVEL AND STATUS BIT	4-32
4.14	BIT ASSIGNMENTS - CONTROL REGISTER	4-33
4.15	MARK/SPACE Q LATCH	4-33
4.16	MARK/SPACE Q - BIT ASSIGNMENT	4-33
4.17	CONTROL REGISTER 1	4-34
4.18	CONTROL REGISTER 1 - BIT ASSIGNMENT	4-34
4.19	CONTROL REGISTER 2	4-35
4.20	CONTROL REGISTER 2 - BIT ASSIGNMENT	4-36
4.21	DETECTOR MODES	4-36
4.22	LOOPBACK CONTROL	4-37
4.23	FRONT PANEL DISPLAY SCAN	4-48
4.24	SEVEN-SEGMENT DISPLAY	4-48
4.25	LED DATA BUS	4-49
4.26	CABLE A5W1; AUDIO I/O (A1J6 to A5J2)	4-55
4.27	CABLE A5W2; DIVERSITY (A1J7 to A5J5)	4-55
4.28	CABLE A5W3; DATA I/O (A1J3 & A1J4 to A5J1)	4-56
4.29	CABLE A5W4; REMOTE CONTROL (A1J5 to A5J4)	4-56
4.30	CABLE A5W5; MODEM to CONTROL (A1J1 to A2J1)	4-57
4.31	CABLE A5W6; MODEM to FRONT PANEL (A1J9 to A3J2)	4-58
4.32	CABLE A5W7; CONTROL to FRONT PANEL (A2J2 to A3J1)	4-58
4.33	CABLE A5W8; MODEM to POWER SUPPLY (A1J8 to A4J2)	4-59
4.34	CABLE A5W9; CONTROL to POWER SUPPLY (A2J3 to A4J3)	4-59
4.35	CABLE A5W10; FRONT PANEL to POWER SUPPLY (A3J3 to A4J4)	4-59
4.36	CABLE A5W11; REGULATOR to POWER SUPPLY (A5VR1 to A4J5)	4-60
4.37	CABLE A5W12; AC POWER TO FUSE & FILTER (A5J3 to A5F1 & A5FL1)	4-60
4.38	CABLE A5W13; TRANSFORMER PRIMARY (A5T1 to A5FL1 & A5S1)	4-60
4.39	CABLE A5W14; TRANSFORMER SECONDARY (A5T1 to A4J1)	4-61
4.40	CABLE A5W15; AC POWER SWITCH (A5S2 to A5FL1 & A5S1)	4-61

FIGURES:

4.1	RADIO FSK DATA SYSTEM	4-2
4.2	WIRE LINE FSK DATA SYSTEM	4-4
4.3	ST8000A FUNCTIONAL DIAGRAM	4-6
4.4	ST8000A INTERNAL CABLING	4-7
4.5	ST8000A INTERCONNECTING SIGNALS	4-8
4.6	DEMODULATOR BLOCK DIAGRAM	4-10
4.7	DEMODULATOR BIT and INPUT FILTERS	4-11
4.8	DEMODULATOR M/S FILTERS, AMH, GAIN CONTROL	4-13
4.9	DEMODULATOR DETECTORS, LP FILTERS, DATA OUTPUT	4-19
4.10	MODULATOR BLOCK DIAGRAM	4-24
4.11	CONTROL BLOCK DIAGRAM	4-26
4.12	CLOCK DISTRIBUTION	4-28
4.13	SYNTHESIZER OPERATION	4-38
4.14	CLOCK RECOVERY CIRCUITS	4-43
4.15	FRONT PANEL ASSEMBLY	4-45
4.16	FRONT PANEL BLOCK DIAGRAM	4-46
4.17	POWER SUPPLY BLOCK DIAGRAM	4-51
4.18	AC POWER DISTRIBUTION	4-53
5.1	CONTROL BOARD IN SERVICE POSITION	5-4
5.2	MODEM BOARD TEST POINTS AND CONTROLS	5-6